You can allocate system signals to wired links or to generic wired links of a topology.
The mappings of system signals on the wires appear under Wire Mappings.