The state machine diagram is created in the
tree, under the corresponding sheet of the selected
function or logical component.
The
smd prefix is automatically added before the name in the diagram view.
The Flows and Sub State Machine Diagrams panel appears. This panel lists the interfaces of the function or logical component and all substate machine diagrams attached to the children of the function or logical component.